

# PATENT ABSTRACTS OF JAPAN

(11) Publication number : 10-224228

(43) Date of publication of application : 21.08.1998

---

(51) Int.CI.

H03M 7/40

---

(21) Application number : 09-024682

(71) Applicant : MATSUSHITA ELECTRIC IND CO LTD

(22) Date of filing : 07.02.1997

(72) Inventor : IMANISHI HIROSHI


---

## (54) DECODING DEVICE

### (57) Abstract:

**PROBLEM TO BE SOLVED:** To accept the next code string with one-shift operation by shifting a code that consists of high order N bits within two N bits that are connected after successively acquiring each code word of variable and fixed length codes of parallel input data of N bits to high order side by the number of bits, that is equal to value which adds each word length of variable and fixed length codes.

**SOLUTION:** A high order filling shifter 23 shifts high order sixteen bits within thirty-two bits that combine parallel input data D1 and D2 of sixteen bits to be connected based on shift quantity M and outputs a code C1. An output controlling part 13A shifts the code C1 to a high order side, based on variable/fixed code length VCL/FCL and a code word VCW which are decoded by a variable length decoder 24. A shifter controller 27 supplies a quantity M, that is equal to addition value AD of those adders 25 to the shifter 23. By this means, the shifter 23 accepts the next code string with only one-shift operation and accelerates the operation.



---

## LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the

examiner's decision of rejection or application  
converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of  
rejection]

[Date of requesting appeal against examiner's decision  
of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

**\* NOTICES \***

JPO and NCIPI are not responsible for any  
damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**CLAIMS**

---

**[Claim(s)]**

[Claim 1] It is the sign supplied as parallel input data which consists of an N bit. It has the regulation as which the symbolic language of a variable-length sign specifies the code length FCL of a consecutive fixed-length sign. And the code length addition means for being decryption equipment for decoding the sign which contains a variable-length sign at least, and adding the code length of said variable-length sign, and the code length FCL of said fixed-length sign, and supplying this aggregate value, The code length selection means for choosing either of the code length of said variable-length sign, and said aggregate value, and supplying this selection value, The parallel data which consist of a 2-N bit which is said parallel input data of a received single string The inside of the parallel data shifted to the high order side only M bits based on the amount M of shift assignment equal to the received selection value ( $M \leq N$ ), Decryption equipment characterized by having a decode means for supplying the 1st sign which consists of a high order N bit, and supplying respectively the symbolic language and code length who decoded said variable-length sign and were obtained.

[Claim 2] Decryption equipment characterized by having further an output-control means for generating the parallel output data with which only the number of bits equal to the code length of a variable-length sign who received the 1st received sign in decryption equipment according to claim 1 is shifted to a high order side, and consists of an N bit, and supplying these parallel output data.

[Claim 3] The sign selection means for choosing either in decryption equipment according to claim 1 among said 1st sign and 2nd sign which consist of an N bit respectively and which were received, and considering as the 3rd sign, and supplying this 3rd sign, The low order stuffing shift means for generating the 4th sign which only a N-FCL bit shifts the 3rd received sign to a low order side based on the code length FCL of a fixed-length sign who received, and consists of an N bit, and supplying this 4th sign, Shift only the number of bits equal to the code length of a variable-length sign who received the 1st received sign to a high order side, and it generates said 2nd sign. Decryption equipment which supplies this 2nd sign, supplies the code length FCL of a fixed-length sign who received to said low order stuffing shift means, and is characterized by having further an output-control means for outputting the parallel output data which consist of the 4th received sign.

---

[Translation done.]

**\* NOTICES \***

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**DETAILED DESCRIPTION**

---

**[Detailed Description of the Invention]**

[0001]

[Field of the Invention] This invention relates to the decryption equipment for decoding the sign containing a variable-length sign.

[0002]

[Description of the Prior Art] the symbol of an appearance probability with high variable length coding -- code length's short sign -- and by assigning code length's long sign to the low symbol of an appearance probability, respectively, code length's average is shortened and an overall sign yield is reduced. Therefore, since the code length changes with symbols, a variable-length sign will not be able to obtain the code length without decoding this variable-length sign.

[0003] The decoder for decoding the bit stream by which variable length coding was carried out is indicated by U.S. Pat. No. 5,173,695. The 1st and the 2nd storage means which cascade connection of [ for this decoder to carry out the sequential storage of the input data respectively changed into the parallel data of bit width of face equal to the maximum code length of a variable-length sign ] was carried out, The shifter for carrying out the sequential shift only of the number of bits of a request of the parallel data outputted from this storage means, The look-up table memory means for carrying out the sequential decode of the symbolic language of this variable-length sign by which only the number of bits equal to the code length of a variable-length sign is extracted from the high order side of the outputted this parallel data, The number of bits of a request equal to the code length of this variable-length sign is supplied to a shifter, and -- the case where the value which carried out sequential accumulation of this number of bits exceeds the bit width of face of the 1st storage means -- this -- it has the accumulator means for generating the read-out signal for transmitting the parallel data memorized by the 1st storage means to the 2nd storage means.

[0004]

[Problem(s) to be Solved by the Invention] However, in MPEG which is the international-standards method of picture compression, in case the above-mentioned conventional decoder decodes the sign train which encoded DC component of the DCT multipliers, it has a problem. This sign train has the regulation as which the symbolic language which consisted of a variable-length sign and a consecutive fixed-length sign, and decoded this variable-length sign specifies the code length of a consecutive fixed-length sign. As an example, a symbolic language explains [ "4" and code length ] the case where the sign train "1101001 XX--X" which consists of 16 bits containing the variable-length sign "110" which is "3", and the fixed-length sign "1001" whose code length is "4" is decoded. Here, X considers as the data which do not ask a value and a decoder makes 16 (=N) bit a batch. First, a variable-length sign "110" is decoded and a symbolic language "4" and code length "3" are obtained. The shifter which received the sign train "1101001 XX--X" to the 2nd supplies the parallel data "1001 XX--X" with which only the triplet shifted this sign train to the high order side based on code length "3", and an accumulator receives code length "3." The shifter which the accumulator received the code length "4" of a fixed-length sign, and supplied code length's accumulation value "7" (= 3+4), and received this accumulation value "7" to the 3rd shifts only 7 bits "1101001 XX--X" of sign trains to a high order side. An output serves as "XX--X" and this shifter will be in the condition which can accept the following sign train. Moreover, a fixed-length sign "1001" is obtained from parallel data "1001 XX--X" using the code length "4" of a fixed-length sign equal to the symbolic language "4" of the obtained variable-length sign. In order that a shifter may operate twice in the process of the 3 above-mentioned cycle, the number of cycles required for processing increases, and improvement in the speed is barred. Moreover, in case a fixed-length sign "1001" is decoded from the parallel data "1001 XX--X"

obtained by high order stuffing and a symbol is obtained, the cycle for omitting unnecessary data "XX--X" and making "1001" into low order stuffing is further needed.

[0005] This invention aims at offering the decryption equipment which can decode a variable-length sign and a fixed-length sign with the smaller number of cycles in view of the above-mentioned conventional trouble.

[0006]

[Means for Solving the Problem] The solution means which this invention provided in order to attain the above-mentioned purpose The decryption equipment for decoding a sign with the regulation as which it is supplied as parallel input data of N bit, and the symbolic language of a variable-length sign specifies the code length of a consecutive fixed-length sign The code length addition means for supplying the value adding the code length of a variable-length sign, and the code length of a fixed-length sign, The code length selection means for supplying the value chosen from either of this aggregate value and the code length of a variable-length sign, Based on the amount M of shift assignment equal to this selection value ( $M \leq N$ ), only M bits of parallel data which consist of a 2-N bit which connected a series of parallel input data are shifted to a high order side. And it considers as the configuration equipped with the decode means for supplying the sign which consists of a high order N bit of the shifted parallel data.

[0007] After obtaining the symbolic language of a sign to a variable-length sign and the symbolic language of a fixed-length sign which are supplied as parallel input data of N bit one by one by the above-mentioned configuration, only the number of bits equal to the value adding the code length of a variable-length sign and the code length of a fixed-length sign shifts to a high order side the sign which consists of a high order N bit among 2-N bits which connected this parallel input data. A decode means can change acceptance of the following sign train into a possible condition by 1 time of the shift action with this.

[0008]

[Embodiment of the Invention]

(1st operation gestalt) The 1st operation gestalt of the decryption equipment concerning this invention is explained, referring to drawing 1 and drawing 3 (a). Drawing 1 is the block diagram of the decryption equipment concerning the 1st operation gestalt of this invention. The decryption equipment of drawing 1 consists of the 1st memory 11, decode section 12, output-control section 13A, 2nd memory 14, adder 25, and code length selector 26.

[0009] The 1st memory 11 is a memory means for carrying out sequential supply of the parallel input data DIN which consists of 16 (=N) bit with the read-out signal R from the sign train stored beforehand. The decode section 12 is constituted by the 1st register 21, 2nd register 22, high order stuffing shifter 23, variable-length sign decoder 24, and shifter controller 27. The 1st register 21 is a storage means for supplying parallel input data DIN received and memorized to the high order stuffing shifter 23 or the 2nd register 22 according to the read-out signal R. The 2nd register 22 is a storage means for supplying the parallel data which received from the 1st register 21 and were memorized to the high order stuffing shifter 23. The high order stuffing shifter 23 the parallel data which consist of 32 (= 2Ns) bit which connected and generated the 1st input data D1 and 2nd input data D2 which were respectively received from the 1st and 2nd registers It is a high order stuffing shift means for supplying the 1st sign C1 which consists of a 16 (= N) bit high order among the parallel data shifted to the high order side only M bits according to the received amount M of shift assignment. The variable-length sign decoder 24 is a decoder for supplying the code length VCL and the symbolic language VCW of this variable-length sign which decoded and obtained the variable-length sign contained in the 1st received sign C1. An adder 25 is a code length addition means for adding the code length VCL of a variable-length sign who received, respectively, and the code length FCL of a fixed-length sign equal to the symbolic language VCW of this variable-length sign, and supplying an aggregate value AD. The code length selector 26 is a code length selection means for choosing either of the aggregate values AD and the code length VCL of a variable-length sign who received, respectively, and supplying the selection value SL. The shifter controller 27 is a shifter control means for supplying the read-out signal R, when the received selection value SL is accumulated, and the amount M of shift assignment is supplied and M (accumulation value) exceeds 16 (=N), and making a part for the excess into a new accumulation value. Output-control section 13A is an output-control means for outputting parallel output-data DOUT which consists of an N bit from which only the VCL bit shifted the 1st received sign to the high order side based on the code length VCL of a variable-length sign who received. The 2nd memory 14 is a storage means for memorizing received parallel output-data DOUT.

[0010] Actuation of the decryption equipment of drawing 1 is explained referring to drawing 3 (a). The case where it is the same as that of the example of the conventional technique is explained. Initial value of the amount M of shift

assignment is set to M= 0.

[0011] In 1 cycle eye of a shift shown in drawing 3 (a), the 1st memory 11 which received the read-out signal R supplies parallel input data DIN which consists of a 16-bit sign train "1101001 XX--X" to the 1st register 21. The 1st register 21 which received the read-out signal R supplies the memorized sign train to the 2nd register 22, and receives the following parallel input data DIN from the 1st memory 11 further. The high order stuffing shifter 23 receives the parallel data "1101001 XX--X" which are 16 bits of high orders among the parallel data which consist of 32 bits which connected the 1st input data D1 and 2nd input data D2 and which were memorized by the 2nd register 22. Furthermore, since the amount M of shift assignment is initial value "0", the high order stuffing shifter 23 does not shift these receptacle \*\*\*\*\* parallel data, but it supplies the 1st sign C1 which consists of parallel data "1101001 XX--X." The variable-length sign decoder 24 decodes the variable-length sign "110" contained in this 1st sign C1, and supplies the code length "3" and the symbolic language "4" which were obtained. Based on the value "3" of the code length VCL of a variable-length sign, only a triplet shifts the 1st received sign C1 to a high order side, and output-control section 13A obtains parallel data "1001 XX--X", and writes a fixed-length sign "1001" in the 2nd memory 14 based on the value "4" of the code length FCL of a fixed-length sign further. An adder 25 adds the value "3" of the code length VCL of a variable-length sign, and the value "4" of the code length FCL of the fixed-length sign specified by "4" which is the symbolic language VCW of a variable-length sign, and supplies "7" which is this aggregate value AD. The code length selector 26 chooses "7" which is an aggregate value AD, and supplies it to the shifter controller 27.

[0012] In the two-cycle eye of a shift shown in drawing 3 (a), the shifter controller 27 supplies "7" which is the amount M of shift assignment equal to an aggregate value AD to the high order stuffing shifter 23. The high order stuffing shifter 23 shifts parallel data "1101001 XX--X" to a 7-bit high order side based on this amount M of shift assignment. By this, the output of the high order stuffing shifter 23 serves as "XX--X", and will be in the condition which can accept the following sign train.

[0013] According to the 1st operation gestalt, only by the high order stuffing shifter 23 operating once, as explained above, since decryption equipment will be in the condition which can accept the following sign train, it can reduce the number of cycles required for processing, and can attain improvement in the speed.

[0014] (2nd operation gestalt) The 2nd operation gestalt of the decryption equipment concerning this invention is explained, referring to drawing 2 and drawing 3 (b). The same sign is given to the same component as the 1st operation gestalt, and explanation is omitted. Drawing 2 is the block diagram of the decryption equipment concerning the 2nd operation gestalt of this invention. The decryption equipment of drawing 2 consists of the 1st memory 11, decode section 12, output-control section 13B, 2nd memory 14, adder 25, code length selector 26, sign selector 28, and low order stuffing shifter 29.

[0015] The sign selector 28 is a sign selection means for choosing either of the 1st sign C1 and the 2nd sign C2 which consist of 16 (=N) bit received, respectively, considering as the 3rd sign C3, and supplying this 3rd sign C3. The low order stuffing shifter 29 is a low order stuffing shift means for supplying the 4th sign C4 to which only the 16-FCL (N-FCL) bit shifted the 3rd received sign C3 to the low order side, and generated it based on the code length FCL of a fixed-length sign who received. The 2nd sign C2 from which only the VCL bit shifted the 1st received sign to the high order side based on the code length VCL of a variable-length sign who received is supplied, and output-control section 13B supplies the code length FCL of a fixed-length sign who received to the low order stuffing shifter 29, and is an output-control means for outputting parallel output-data DOUT of 16 (=N) bit which consists of the 4th received sign C4.

[0016] About actuation of the decryption equipment of drawing 2, the case where the same sign train "1101001 XX--X" as the 1st operation gestalt is decoded is explained, referring to drawing 3 (b). Initial value of the amount M of shift assignment is set to M= 0. About the actuation which is common in the 1st operation gestalt, explanation is omitted suitably.

[0017] In 1 cycle eye of a shift shown in drawing 3 (b), the high order stuffing shifter 23 supplies the 1st sign C1 which consists of parallel data "1101001 XX--X." Based on the value "3" of the code length VCL of a variable-length sign, only a triplet shifts this 1st sign C1 of receptacle \*\*\*\*\* to a high order side, and output-control section 13B supplies the 2nd sign C2 which consists of parallel data "1001 XX--X" containing a fixed-length sign "1001." An adder 25 adds the value "3" of the code length VCL of a variable-length sign, and the value "4" of the code length FCL of the fixed-length sign specified by "4" which is the symbolic language VCW of a variable-length sign, and supplies "7" which is an aggregate value AD. The code length selector 26 chooses "7" which is this aggregate value AD, and supplies it to

the shifter controller 27.

[0018] In the two-cycle eye of a shift shown in drawing 3 (b), the shifter controller 27 supplies "7" which is the amount M of shift assignment equal to an aggregate value AD to the high order stuffing shifter 23. The high order stuffing shifter 23 shifts parallel data "1101001 XX--X" to a 7-bit high order side based on "7" which is this amount M of shift assignment. The output of the high order stuffing shifter 23 serves as "XX--X" by this, and acceptance of the following sign train is attained. The sign selector 28 supplies this 3rd sign C3 that consists of parallel data "1001 XX--X" containing the fixed-length sign "1001" which chose the 2nd sign C2 among the 1st sign C1 and the 2nd sign C2, made the 3rd sign C3, and was made into high order stuffing.

[0019] In 3 cycle eye of a shift shown in drawing 3 (b), based on the value "4" of the code length FCL of the fixed-length sign specified by "4" which is the symbolic language VCW of a variable-length sign, only 12 (= 16-4) bit shifts the 3rd received sign C3 to a low order side, and the low order stuffing shifter 29 supplies the 4th sign C4 which consists of parallel data "00--01001." Output-control section 13B outputs parallel output-data DOUT which consists of parallel data "00--01001" containing the fixed-length sign "1001" which made this 4th sign C4 reception and low order stuffing. On the other hand, via the 2nd register 22, the high order stuffing shifter 23 receives the parallel data "1101001 XX--X" containing the following variable-length sign which follows "1101001" while having a symbolic language "m" with code length "n." Furthermore, the high order stuffing shifter 23 supplies the data which shifted and this shifted the data received based on "7" which is the amount M of shift assignment as following parallel data. By this, the high order stuffing shifter 23 outputs by making the following variable-length sign into high order stuffing. Like the following, the variable-length sign decoder 24 decodes a variable-length sign, and an adder 25 adds the value "n" of the code length VCL of a variable-length sign, and the value "m" of the code length FCL of the fixed-length sign specified by the symbolic language VCW of a variable-length sign, and supplies "n+m" which is an aggregate value AD. The code length selector 26 chooses this aggregate value AD, and supplies "n+m" which is this selection value SEL to the shifter controller 27.

[0020] As explained above, according to the 2nd operation gestalt, decryption equipment outputs parallel output-data DOUT which made the fixed-length sign low order stuffing only by the high order stuffing shifter 23 and the low order stuffing shifter 29 operating once each while being in the condition which can accept the following sign train. Therefore, decryption equipment is only the same number of cycles as the former, and can process even the cycle which makes a fixed-length sign low order stuffing.

[0021] In addition, in each operation gestalt explained above, when a variable-length sign is inputted continuously, the code length selector 26 chooses the corresponding code length VCL of a variable-length sign, and should just supply him. Moreover, a part of function of the microprocessor for controlling equipments other than decryption equipment can also be used as a function of output-control section 13A or 13B.

[0022]

[Effect of the Invention] According to the 1st decryption equipment of this invention, decryption equipment will be in the condition which can accept the following sign train by 1 time of the shift action. The high-speed decryption equipment which reduced the number of cycles required for processing is realizable with this.

[0023] Moreover, according to the 2nd decryption equipment of this invention, the parallel output data which decryption equipment changed into the condition which can accept the following sign train, and made the fixed-length sign low order stuffing by 2 times of shift actions are outputted. Since decryption equipment processes even the cycle which makes a fixed-length sign low order stuffing by the same count of a shift as the former by this, the decryption equipment high-speed one layer which finally reduced the number of cycles required for processing more is realizable.

---

[Translation done.]

**\* NOTICES \***

JPO and NCIPPI are not responsible for any  
damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**TECHNICAL FIELD**

---

[Field of the Invention] This invention relates to the decryption equipment for decoding the sign containing a variable-length sign.

---

[Translation done.]

**\* NOTICES \***

JPO and NCIP are not responsible for any  
damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**PRIOR ART**

---

[Description of the Prior Art] the symbol of an appearance probability with high variable length coding -- code length's short sign -- and by assigning code length's long sign to the low symbol of an appearance probability, respectively, code length's average is shortened and an overall sign yield is reduced. Therefore, since the code length changes with symbols, a variable-length sign will not be able to obtain the code length without decoding this variable-length sign.  
[0003] The decoder for decoding the bit stream by which variable length coding was carried out is indicated by U.S. Pat. No. 5,173,695. The 1st and the 2nd storage means which cascade connection of [ for this decoder to carry out the sequential storage of the input data respectively changed into the parallel data of bit width of face equal to the maximum code length of a variable-length sign ] was carried out, The shifter for carrying out the sequential shift only of the number of bits of a request of the parallel data outputted from this storage means, The look-up table memory means for carrying out the sequential decode of the symbolic language of this variable-length sign by which only the number of bits equal to the code length of a variable-length sign is extracted from the high order side of the outputted this parallel data, The number of bits of a request equal to the code length of this variable-length sign is supplied to a shifter, and -- the case where the value which carried out sequential accumulation of this number of bits exceeds the bit width of face of the 1st storage means -- this -- it has the accumulator means for generating the read-out signal for transmitting the parallel data memorized by the 1st storage means to the 2nd storage means.

---

[Translation done.]

**\* NOTICES \***

JPO and NCIPI are not responsible for any  
damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**EFFECT OF THE INVENTION**

---

[Effect of the Invention] According to the 1st decryption equipment of this invention, decryption equipment will be in the condition which can accept the following sign train by 1 time of the shift action. The high-speed decryption equipment which reduced the number of cycles required for processing is realizable with this.

[0023] Moreover, according to the 2nd decryption equipment of this invention, the parallel output data which decryption equipment changed into the condition which can accept the following sign train, and made the fixed-length sign low order stuffing by 2 times of shift actions are outputted. Since decryption equipment processes even the cycle which makes a fixed-length sign low order stuffing by the same count of a shift as the former by this, the decryption equipment high-speed one layer which finally reduced the number of cycles required for processing more is realizable.

---

[Translation done.]

**\* NOTICES \***

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**TECHNICAL PROBLEM**

---

[Problem(s) to be Solved by the Invention] However, in MPEG which is the international-standards method of picture compression, in case the above-mentioned conventional decoder decodes the sign train which encoded DC component of the DCT multipliers, it has a problem. This sign train has the regulation as which the symbolic language which consisted of a variable-length sign and a consecutive fixed-length sign, and decoded this variable-length sign specifies the code length of a consecutive fixed-length sign. As an example, a symbolic language explains [ "4" and code length ] the case where the sign train "1101001 XX--X" which consists of 16 bits containing the variable-length sign "110" which is "3", and the fixed-length sign "1001" whose code length is "4" is decoded. Here, X considers as the data which do not ask a value and a decoder makes 16 (=N) bit a batch. First, a variable-length sign "110" is decoded and a symbolic language "4" and code length "3" are obtained. The shifter which received the sign train "1101001 XX--X" to the 2nd supplies the parallel data "1001 XX--X" with which only the triplet shifted this sign train to the high order side based on code length "3", and an accumulator receives code length "3." The shifter which the accumulator received the code length "4" of a fixed-length sign, and supplied code length's accumulation value "7" (=3+4), and received this accumulation value "7" to the 3rd shifts only 7 bits "1101001 XX--X" of sign trains to a high order side. An output serves as "XX--X" and this shifter will be in the condition which can accept the following sign train. Moreover, a fixed-length sign "1001" is obtained from parallel data "1001 XX--X" using the code length "4" of a fixed-length sign equal to the symbolic language "4" of the obtained variable-length sign. In order that a shifter may operate twice in the process of the 3 above-mentioned cycle, the number of cycles required for processing increases, and improvement in the speed is barred. Moreover, in case a fixed-length sign "1001" is decoded from the parallel data "1001 XX--X" obtained by high order stuffing and a symbol is obtained, the cycle for omitting unnecessary data "XX--X" and making "1001" into low order stuffing is further needed.

[0005] This invention aims at offering the decryption equipment which can decode a variable-length sign and a fixed-length sign with the smaller number of cycles in view of the above-mentioned conventional trouble.

---

[Translation done.]

**\* NOTICES \***

JPO and NCIPPI are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**MEANS**

[Means for Solving the Problem] The solution means which this invention provided in order to attain the above-mentioned purpose The decryption equipment for decoding a sign with the regulation as which it is supplied as parallel input data of N bit, and the symbolic language of a variable-length sign specifies the code length of a consecutive fixed-length sign The code length addition means for supplying the value adding the code length of a variable-length sign, and the code length of a fixed-length sign, The code length selection means for supplying the value chosen from either of this aggregate value and the code length of a variable-length sign, Based on the amount M of shift assignment equal to this selection value ( $M \leq N$ ), only M bits of parallel data which consist of a 2-N bit which connected a series of parallel input data are shifted to a high order side. And it considers as the configuration equipped with the decode means for supplying the sign which consists of a high order N bit of the shifted parallel data.

[0007] After obtaining the symbolic language of a sign to a variable-length sign and the symbolic language of a fixed-length sign which are supplied as parallel input data of N bit one by one by the above-mentioned configuration, only the number of bits equal to the value adding the code length of a variable-length sign and the code length of a fixed-length sign shifts to a high order side the sign which consists of a high order N bit among 2-N bits which connected this parallel input data. A decode means can change acceptance of the following sign train into a possible condition by 1 time of the shift action with this.

[0008]

**[Embodiment of the Invention]**

(1st operation gestalt) The 1st operation gestalt of the decryption equipment concerning this invention is explained, referring to drawing 1 and drawing 3 (a). Drawing 1 is the block diagram of the decryption equipment concerning the 1st operation gestalt of this invention. The decryption equipment of drawing 1 consists of the 1st memory 11, decode section 12, output-control section 13A, 2nd memory 14, adder 25, and code length selector 26.

[0009] The 1st memory 11 is a memory means for carrying out sequential supply of the parallel input data DIN which consists of 16 (=N) bit with the read-out signal R from the sign train stored beforehand. The decode section 12 is constituted by the 1st register 21, 2nd register 22, high order stuffing shifter 23, variable-length sign decoder 24, and shifter controller 27. The 1st register 21 is a storage means for supplying parallel input data DIN received and memorized to the high order stuffing shifter 23 or the 2nd register 22 according to the read-out signal R. The 2nd register 22 is a storage means for supplying the parallel data which received from the 1st register 21 and were memorized to the high order stuffing shifter 23. The high order stuffing shifter 23 the parallel data which consist of 32 (= 2Ns) bit which connected and generated the 1st input data D1 and 2nd input data D2 which were respectively received from the 1st and 2nd registers It is a high order stuffing shift means for supplying the 1st sign C1 which consists of a 16 (= N) bit high order among the parallel data shifted to the high order side only M bits according to the received amount M of shift assignment. The variable-length sign decoder 24 is a decoder for supplying the code length VCL and the symbolic language VCW of this variable-length sign which decoded and obtained the variable-length sign contained in the 1st received sign C1. An adder 25 is a code length addition means for adding the code length VCL of a variable-length sign who received, respectively, and the code length FCL of a fixed-length sign equal to the symbolic language VCW of this variable-length sign, and supplying an aggregate value AD. The code length selector 26 is a code length selection means for choosing either of the aggregate values AD and the code length VCL of a variable-length sign who received, respectively, and supplying the selection value SL. The shifter controller 27 is a shifter control means for supplying the read-out signal R, when the received selection value SL is accumulated, and the

amount M of shift assignment is supplied and M (accumulation value) exceeds 16 (=N), and making a part for the excess into a new accumulation value. Output-control section 13A is an output-control means for outputting parallel output-data DOUT which consists of an N bit from which only the VCL bit shifted the 1st received sign to the high order side based on the code length VCL of a variable-length sign who received. The 2nd memory 14 is a storage means for memorizing received parallel output-data DOUT.

[0010] Actuation of the decryption equipment of drawing 1 is explained referring to drawing 3 (a). The case where it is the same as that of the example of the conventional technique is explained. Initial value of the amount M of shift assignment is set to M= 0.

[0011] In 1 cycle eye of a shift shown in drawing 3 (a), the 1st memory 11 which received the read-out signal R supplies parallel input data DIN which consists of a 16-bit sign train "1101001 XX--X" to the 1st register 21. The 1st register 21 which received the read-out signal R supplies the memorized sign train to the 2nd register 22, and receives the following parallel input data DIN from the 1st memory 11 further. The high order stuffing shifter 23 receives the parallel data "1101001 XX--X" which are 16 bits of high orders among the parallel data which consist of 32 bits which connected the 1st input data D1 and 2nd input data D2 and which were memorized by the 2nd register 22. Furthermore, since the amount M of shift assignment is initial value "0", the high order stuffing shifter 23 does not shift these receptacle \*\*\*\*\* parallel data, but it supplies the 1st sign C1 which consists of parallel data "1101001 XX--X." The variable-length sign decoder 24 decodes the variable-length sign "110" contained in this 1st sign C1, and supplies the code length "3" and the symbolic language "4" which were obtained. Based on the value "3" of the code length VCL of a variable-length sign, only a triplet shifts the 1st received sign C1 to a high order side, and output-control section 13A obtains parallel data "1001 XX--X", and writes a fixed-length sign "1001" in the 2nd memory 14 based on the value "4" of the code length FCL of a fixed-length sign further. An adder 25 adds the value "3" of the code length VCL of a variable-length sign, and the value "4" of the code length FCL of the fixed-length sign specified by "4" which is the symbolic language VCW of a variable-length sign, and supplies "7" which is this aggregate value AD. The code length selector 26 chooses "7" which is an aggregate value AD, and supplies it to the shifter controller 27.

[0012] In the two-cycle eye of a shift shown in drawing 3 (a), the shifter controller 27 supplies "7" which is the amount M of shift assignment equal to an aggregate value AD to the high order stuffing shifter 23. The high order stuffing shifter 23 shifts parallel data "1101001 XX--X" to a 7-bit high order side based on this amount M of shift assignment. By this, the output of the high order stuffing shifter 23 serves as "XX--X", and will be in the condition which can accept the following sign train.

[0013] According to the 1st operation gestalt, only by the high order stuffing shifter 23 operating once, as explained above, since decryption equipment will be in the condition which can accept the following sign train, it can reduce the number of cycles required for processing, and can attain improvement in the speed.

[0014] (2nd operation gestalt) The 2nd operation gestalt of the decryption equipment concerning this invention is explained, referring to drawing 2 and drawing 3 (b). The same sign is given to the same component as the 1st operation gestalt, and explanation is omitted. Drawing 2 is the block diagram of the decryption equipment concerning the 2nd operation gestalt of this invention. The decryption equipment of drawing 2 consists of the 1st memory 11, decode section 12, output-control section 13B, 2nd memory 14, adder 25, code length selector 26, sign selector 28, and low order stuffing shifter 29.

[0015] The sign selector 28 is a sign selection means for choosing either of the 1st sign C1 and the 2nd sign C2 which consist of 16 (=N) bit received, respectively, considering as the 3rd sign C3, and supplying this 3rd sign C3. The low order stuffing shifter 29 is a low order stuffing shift means for supplying the 4th sign C4 to which only the 16-FCL (N-FCL) bit shifted the 3rd received sign C3 to the low order side, and generated it based on the code length FCL of a fixed-length sign who received. The 2nd sign C2 from which only the VCL bit shifted the 1st received sign to the high order side based on the code length VCL of a variable-length sign who received is supplied, and output-control section 13B supplies the code length FCL of a fixed-length sign who received to the low order stuffing shifter 29, and is an output-control means for outputting parallel output-data DOUT of 16 (=N) bit which consists of the 4th received sign C4.

[0016] About actuation of the decryption equipment of drawing 2, the case where the same sign train "1101001 XX--X" as the 1st operation gestalt is decoded is explained, referring to drawing 3 (b). Initial value of the amount M of shift assignment is set to M= 0. About the actuation which is common in the 1st operation gestalt, explanation is omitted suitably.

[0017] In 1 cycle eye of a shift shown in drawing 3 (b), the high order stuffing shifter 23 supplies the 1st sign C1 which consists of parallel data "1101001 XX--X." Based on the value "3" of the code length VCL of a variable-length sign, only a triplet shifts this 1st sign C1 of receptacle \*\*\*\*\* to a high order side, and output-control section 13B supplies the 2nd sign C2 which consists of parallel data "1001 XX--X" containing a fixed-length sign "1001." An adder 25 adds the value "3" of the code length VCL of a variable-length sign, and the value "4" of the code length FCL of the fixed-length sign specified by "4" which is the symbolic language VCW of a variable-length sign, and supplies "7" which is an aggregate value AD. The code length selector 26 chooses "7" which is this aggregate value AD, and supplies it to the shifter controller 27.

[0018] In the two-cycle eye of a shift shown in drawing 3 (b), the shifter controller 27 supplies "7" which is the amount M of shift assignment equal to an aggregate value AD to the high order stuffing shifter 23. The high order stuffing shifter 23 shifts parallel data "1101001 XX--X" to a 7-bit high order side based on "7" which is this amount M of shift assignment. The output of the high order stuffing shifter 23 serves as "XX--X" by this, and acceptance of the following sign train is attained. The sign selector 28 supplies this 3rd sign C3 that consists of parallel data "1001 XX--X" containing the fixed-length sign "1001" which chose the 2nd sign C2 among the 1st sign C1 and the 2nd sign C2, made the 3rd sign C3, and was made into high order stuffing.

[0019] In 3 cycle eye of a shift shown in drawing 3 (b), based on the value "4" of the code length FCL of the fixed-length sign specified by "4" which is the symbolic language VCW of a variable-length sign, only 12 (= 16-4) bit shifts the 3rd received sign C3 to a low order side, and the low order stuffing shifter 29 supplies the 4th sign C4 which consists of parallel data "00--01001." Output-control section 13B outputs parallel output-data DOUT which consists of parallel data "00--01001" containing the fixed-length sign "1001" which made this 4th sign C4 reception and low order stuffing. On the other hand, via the 2nd register 22, the high order stuffing shifter 23 receives the parallel data "1101001 XX--X" containing the following variable-length sign which follows "1101001" while having a symbolic language "m" with code length "n." Furthermore, the high order stuffing shifter 23 supplies the data which shifted and this shifted the data received based on "7" which is the amount M of shift assignment as following parallel data. By this, the high order stuffing shifter 23 outputs by making the following variable-length sign into high order stuffing. Like the following, the variable-length sign decoder 24 decodes a variable-length sign, and an adder 25 adds the value "n" of the code length VCL of a variable-length sign, and the value "m" of the code length FCL of the fixed-length sign specified by the symbolic language VCW of a variable-length sign, and supplies "n+m" which is an aggregate value AD. The code length selector 26 chooses this aggregate value AD, and supplies "n+m" which is this selection value SEL to the shifter controller 27.

[0020] As explained above, according to the 2nd operation gestalt, decryption equipment outputs parallel output-data DOUT which made the fixed-length sign low order stuffing only by the high order stuffing shifter 23 and the low order stuffing shifter 29 operating once each while being in the condition which can accept the following sign train. Therefore, decryption equipment is only the same number of cycles as the former, and can process even the cycle which makes a fixed-length sign low order stuffing.

[0021] In addition, in each operation gestalt explained above, when a variable-length sign is inputted continuously, the code length selector 26 chooses the corresponding code length VCL of a variable-length sign, and should just supply him. Moreover, a part of function of the microprocessor for controlling equipments other than decryption equipment can also be used as a function of output-control section 13A or 13B.

---

[Translation done.]

**\* NOTICES \***

JPO and NCIPPI are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**DESCRIPTION OF DRAWINGS**

---

**[Brief Description of the Drawings]**

Drawing 1 It is the block diagram of the decryption equipment concerning the 1st operation gestalt of this invention.

Drawing 2 It is the block diagram of the decryption equipment concerning the 2nd operation gestalt of this invention.

Drawing 3 (a) And (b) is drawing which explains the decode process by drawing 1 and the decryption equipment of drawing 2, respectively.

**[Description of Notations]**

12 Decode Section (Decode Means)

13A, 13B Output-control section (output-control means)

25 Adder (Code Length Addition Means)

26 Code Length Selector (Code Length Selection Means)

28 Sign Selector (Sign Selection Means)

29 Low Order Stuffing Shifter (Low Order Stuffing Shift Means)

AD Aggregate value

C1 The 1st sign

C2 The 2nd sign

C3 The 3rd sign

C4 The 4th sign

DIN Parallel input data

DOUT Parallel output data

FCL Code length of a fixed-length sign

M The amount of shift assignment

SL Selection value

VCL Code length of a variable-length sign

VCW Symbolic language of a variable-length sign

---

[Translation done.]


## \* NOTICES \*

JPO and NCIPPI are not responsible for any damages caused by the use of this translation.


1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

## DRAWINGS

## [Drawing 1]



## [Drawing 2]



## [Drawing 3]

| シリアル | 第2のレジス터の内容    | 第1のレジス터の内容 | 上位詰めシフトの出力    | 選択値 | シフト指定量 |
|------|---------------|------------|---------------|-----|--------|
| 1    | 1101001XX...X | XX.....XX  | 1101001XX...X | 7   | 0      |
| 2    | 1101001XX...X | XX.....XX  | XX.....X      | 0   | 7      |

(a)

| シリアル | 第2のレジス터の内容    | 第1のレジス터の内容 | 上位詰めシフトの出力    | 下位詰めシフトの出力 | 選択値 | シフト指定量 |
|------|---------------|------------|---------------|------------|-----|--------|
| 1    | 1101001XX...X | XX.....XX  | 1101001XX...X | XX.....X   | 7   | 0      |
| 2    | 1101001XX...X | XX.....XX  | XX.....X      | 1001XX...X | 0   | 7      |
| 3    | 1101001XX...X | XX.....XX  | 次のパラレルデータ     | 00...01001 | n+m | 7      |

n:次のパラレルデータの可変長符号の符号長  
m:次のパラレルデータの固定長符号の符号長

(b)

[Translation done.]

09 918, 129

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11)特許出願公開番号

特開平10-224228

(43)公開日 平成10年(1998)8月21日

(51) Int.Cl.<sup>8</sup>  
H 03 M 7/40

識別記号

F I  
H03M 7/40


|          |                |         |   |
|----------|----------------|---------|---|
| (21)出願番号 | 特願平9-24682     | (71)出願人 | 000005821<br>松下電器産業株式会社<br>大阪府門真市大字門真1006番地 |
| (22)出願日  | 平成9年(1997)2月7日 | (72)発明者 | 今西 浩<br>大阪府門真市大字門真1006番地 松下電器<br>産業株式会社内    |
|          |                | (74)代理人 | 弁理士 前田 弘 (外2名)                              |

(54) 【発明の名称】 復号化装置

(57) 【要約】

【課題】 可変長符号の符号語が後続の固定長符号の符号長を指定する規則を持つ符号を復号するための、高速な復号化装置を提供する。

【解決手段】 Nビットのパラレル入力データDINとして順次受け取る符号を復号するための復号化装置であって、可変長符号の符号長VCLと固定長符号の符号長FCLとを加算するための加算器25と、該加算値ADと可変長符号の符号長VCLとのいずれかを選択値SLとして選択するための符号長セレクタ26と、該選択値SLに等しいシフト指定量M(M≤N)に基づき一連のパラレル入力データDINよりなる2NビットをMビット上位側へシフトし、該シフトされたデータの上位Nビットである第1の符号C1を供給し、かつ可変長符号を復号して符号長VCLと符号語VCWとを得るための復号部12と、該第1の符号C1をVCLビット上位側へシフトして出力するための出力制御部13Aとを備える。



1

### 【特許請求の範囲】

【請求項1】 Nビットよりなるパラレル入力データとして供給される符号であって、可変長符号の符号語が後続の固定長符号の符号長FCLを指定する規則を持ち、かつ少なくとも可変長符号を含む符号を復号するための復号化装置であって、

前記可変長符号の符号長と前記固定長符号の符号長FC-Lとを加算し、かつ該加算値を供給するための符号長加算手段と、

前記可変長符号の符号長と前記加算値とのいずれかを選択し、かつ該選択値を供給するための符号長選択手段と、

受け取った一連の前記パラレル入力データである $2N$ ビットよりなるパラレルデータを、受け取った選択値に等しいシフト指定量 $M$  ( $M \leq N$ ) に基づいて $M$ ビットだけ上位側へシフトしたパラレルデータのうち、上位 $N$ ビットよりなる第1の符号を供給し、かつ前記可変長符号を復号して得られた符号語と符号長とを各々供給するための復号手段とを備えたことを特徴とする復号化装置。

【請求項2】 請求項1記載の復号化装置において、受け取った第1の符号を受け取った可変長符号の符号長に等しいビット数だけ上位側へシフトしてNビットよりなるパラレル出力データを生成し、かつ該パラレル出力データを供給するための出力制御手段を更に備えたことを特徴とする復号化装置。

【請求項3】 請求項1記載の復号化装置において、各々Nビットよりなる受け取った前記第1の符号と第2の符号とのうちいずれかを選択して第3の符号とし、かつ該第3の符号を供給するための符号選択手段と。

受け取った固定長符号の符号長FCLに基づいて、受け取った第3の符号をN-FCLビットだけ下位側へシフトしてNビットよりなる第4の符号を生成し、かつ該第4の符号を供給するための下位詰めシフト手段と、

受け取った第1の符号を受け取った可変長符号の符号長に等しいビット数だけ上位側へシフトして前記第2の符号を生成し、該第2の符号を供給し、受け取った固定長符号の符号長FCLを前記下位詰めシフト手段に供給し、受け取った第4の符号よりなるパラレル出力データを出力するための出力制御手段とを更に備えたことを特徴とする復号化装置

### 【発明の詳細な説明】

[0001]

【発明の属する技術分野】本発明は、可変長符号を含む符号を復号するための復号化装置に関するものである。

[0002]

【従来の技術】可変長符号化は、出現確率の高いシンボルに符号長の短い符号を、かつ出現確率の低いシンボルに符号長の長い符号をそれぞれ割り当てることにより、符号長の平均値を短くして全体的な符号発生量を低減する。したがって、可変長符号はシンボルによりその符号

1

長が異なるので、該可変長符号を復号することにより初めてその符号長を得ることができる。

【0003】米国特許第5,173,695号には、可変長符号化されたビットストリームを復号するための復号器が開示されている。該復号器は、可変長符号の最大符号長に等しいビット幅のパラレルデータに各々変換された入力データを順次記憶するためのカスケード接続された第1及び第2の記憶手段と、該記憶手段から出力されたパラレルデータを所望のビット数だけ順次シフトさせるためのシフタと、該出力されたパラレルデータの上位側から可変長符号の符号長に等しいビット数だけ抽出される該可変長符号の符号語を順次復号するためのルックアップテーブルメモリ手段と、該可変長符号の符号長に等しい所望のビット数をシフタに供給し、かつ該ビット数を順次累算した値が第1の記憶手段のビット幅を超えた場合には該第1の記憶手段に記憶されたパラレルデータを第2の記憶手段に転送するための読出信号を生成するための累算器手段とを備えている。

[0004]

2

【発明が解決しようとする課題】しかしながら、上記従来の復号器は、例えば画像圧縮の国際標準方式であるMPEGにおいて、DCT係数のうちのDC成分を符号化した符号列を復号する際に問題を有する。該符号列は可変長符号と後続の固定長符号とからなり、かつ該可変長符号を復号した符号語が後続の固定長符号の符号長を指定する規則を持つ。例として、符号語が「4」かつ符号長が「3」である可変長符号「110」と、符号長が「4」である固定長符号「1001」とを含む16ビットよりなる符号列「1101001XX…X」を復号する場合を説明する。ここで、Xは値を問わないデータとし、復号器は16(=N)ビットを処理単位とする。最初に、可変長符号「110」を復号して符号語「4」と符号長「3」とを得る。2番目に、符号列「1101001XX…X」を受け取ったシフタは、符号長「3」に基づき該符号列を3ビットだけ上位側へシフトしたパラレルデータ「1001XX…X」を供給し、かつ累算器は符号長「3」を受け取る。3番目に、累算器は固定長符号の符号長「4」を受け取って符号長の累算値「7」(=3+4)を供給し、該累算値「7」を受け取ったシ

4

フタは、符号列「1101001XX…X」を7ビットだけ上位側へシフトする。該シフタは、出力が「XX…X」となり、次の符号列の受け入れが可能な状態になる。また、得られた可変長符号の符号語「4」に等しい固定長符号の符号長「4」を用いて、パラレルデータ「1001XX…X」から固定長符号「1001」を得る。上記3サイクルの過程においてシフタは2回動作するため、処理に必要なサイクル数が増えて高速化が妨げられる。また、上位詰めで得たパラレルデータ「1001XX…X」から固定長符号「1001」を復号してシンボルを得る際に、不要なデータ「XX…X」を切り捨

てて「1001」を下位詰めにするためのサイクルが更に必要となる。

【0005】本発明は、上記従来の問題点に鑑み、より少ないサイクル数で可変長符号と固定長符号とを復号できる復号化装置を提供することを目的とする。

#### 【0006】

【課題を解決するための手段】上記の目的を達成するために本発明が講じた解決手段は、Nビットのパラレル入力データとして供給され、かつ可変長符号の符号語が後続の固定長符号の符号長を指定する規則を持つ符号を復号するための復号化装置を、可変長符号の符号長と固定長符号の符号長とを加算した値を供給するための符号長加算手段と、該加算値と可変長符号の符号長とのいずれかより選択した値を供給するための符号長選択手段と、該選択値に等しいシフト指定量M(M≤N)に基づいて、一連のパラレル入力データを連結した2NビットよりなるパラレルデータをMビットだけ上位側へシフトし、かつシフトされたパラレルデータの上位Nビットよりなる符号を供給するための復号手段とを備えた構成としたものである。

【0007】上記の構成により、Nビットのパラレル入力データとして供給される符号から可変長符号の符号語と固定長符号の符号語とを順次得た後に、該パラレル入力データを連結した2Nビットのうち上位Nビットよりなる符号を、可変長符号の符号長と固定長符号の符号長とを加算した値に等しいビット数だけ上位側へシフトする。このことにより復号手段は、1回のシフト動作によって次の符号列の受け入れを可能な状態にことができる。

#### 【0008】

##### 【発明の実施の形態】

(第1の実施形態) 本発明に係る復号化装置の第1の実施形態を、図1及び図3(a)を参照しながら説明する。図1は、本発明の第1の実施形態に係る復号化装置の構成図である。図1の復号化装置は、第1のメモリ11、復号部12、出力制御部13A、第2のメモリ14、加算器25及び符号長セレクタ26から構成される。

【0009】第1のメモリ11は、予め格納されている符号列から16(=N)ビットよりなるパラレル入力データDINを、読出信号Rにより順次供給するためのメモリ手段である。復号部12は、第1のレジスタ21、第2のレジスタ22、上位詰めシフタ23、可変長符号復号器24及びシフタ制御器27により構成される。第1のレジスタ21は、受け取って記憶したパラレル入力データDINを、上位詰めシフタ23又は第2のレジスタ22に、読出信号Rに応じて供給するための記憶手段である。第2のレジスタ22は、第1のレジスタ21から受け取って記憶したパラレルデータを上位詰めシフタ23に供給するための記憶手段である。上位詰めシフタ

23は、第1及び第2のレジスタから各々受け取った第1の入力データD1と第2の入力データD2とを連結して生成した32(=2N)ビットよりなるパラレルデータを、受け取ったシフト指定量Mに応じてMビットだけ上位側へシフトしたパラレルデータのうち上位16(=N)ビットよりなる第1の符号C1を供給するための、上位詰めシフト手段である。可変長符号復号器24は、受け取った第1の符号C1に含まれる可変長符号を復号して得た該可変長符号の符号長VCLと符号語VCWとを供給するための復号器である。加算器25は、それぞれ受け取った、可変長符号の符号長VCLと、該可変長符号の符号語VCWに等しい固定長符号の符号長FCLとを加算して加算値ADを供給するための符号長加算手段である。符号長セレクタ26は、それぞれ受け取った加算値ADと可変長符号の符号長VCLとのいずれかを選択して選択値SLを供給するための符号長選択手段である。シフタ制御器27は、受け取った選択値SLを累算してシフト指定量Mを供給し、かつM(累算値)が16(=N)を超えた場合には読出信号Rを供給し、その過剰分を新たな累算値とするためのシフタ制御手段である。出力制御部13Aは、受け取った可変長符号の符号長VCLに基づいて、受け取った第1の符号をVCLビットだけ上位側へシフトしたNビットよりなるパラレル出力データDOUTを出力するための出力制御手段である。第2のメモリ14は、受け取ったパラレル出力データDOUTを記憶するための記憶手段である。

【0010】図1の復号化装置の動作について、図3(a)を参照しながら説明する。従来技術の例と同様の場合を説明する。シフト指定量Mの初期値をM=0とする。

【0011】図3(a)に示すシフトの1サイクル目において、読出信号Rを受け取った第1のメモリ11は、16ビットの符号列「1101001XX…X」よりなるパラレル入力データDINを第1のレジスタ21に供給する。読出信号Rを受け取った第1のレジスタ21は、記憶している符号列を第2のレジスタ22に供給し、更に第1のメモリ11から次のパラレル入力データDINを受け取る。上位詰めシフタ23は、第1の入力データD1と第2の入力データD2とを連結した32ビットよりなるパラレルデータのうち上位16ビットである、第2のレジスタ22に記憶されたパラレルデータ「1101001XX…X」を受け取る。更に上位詰めシフタ23は、シフト指定量Mが初期値「0」であるから該受け取ったパラレルデータをシフトせず、パラレルデータ「1101001XX…X」よりなる第1の符号C1を供給する。可変長符号復号器24は、該第1の符号C1に含まれる可変長符号「110」を復号して、得られた符号長「3」と符号語「4」とを供給する。出力制御部13Aは、可変長符号の符号長VCLの値「3」に基づき、受け取った第1の符号C1を3ビットだけ上

位側へシフトしてパラレルデータ「1001XX…X」を得、更に固定長符号の符号長FCLの値「4」に基づき、第2のメモリ14に固定長符号「1001」を書き込む。加算器25は、可変長符号の符号長VCLの値「3」と、可変長符号の符号語VCWである「4」が指定した固定長符号の符号長FCLの値「4」とを加算し、該加算値ADである「7」を供給する。符号長セレクタ26は、加算値ADである「7」を選択してシフタ制御器27に供給する。

【0012】図3(a)に示すシフトの2サイクル目において、シフタ制御器27は、加算値ADに等しいシフト指定量Mである「7」を上位詰めシフタ23に供給する。上位詰めシフタ23は、該シフト指定量Mに基づいて、パラレルデータ「1101001XX…X」を7ビット上位側へシフトする。このことにより、上位詰めシフタ23の出力は「XX…X」となり、次の符号列の受け入れが可能な状態になる。

【0013】以上説明したように、第1の実施形態によれば、上位詰めシフタ23が1回動作するだけで、復号化装置は次の符号列の受け入れが可能な状態になるため、処理に必要なサイクル数を削減して高速化を図ることができる。

【0014】(第2の実施形態) 本発明に係る復号化装置の第2の実施形態を、図2及び図3(b)を参照しながら説明する。第1の実施形態と同一の構成要素には同一の符号を付し、説明を省略する。図2は、本発明の第2の実施形態に係る復号化装置の構成図である。図2の復号化装置は、第1のメモリ11、復号部12、出力制御部13B、第2のメモリ14、加算器25、符号長セレクタ26、符号セレクタ28及び下位詰めシフタ29から構成される。

【0015】符号セレクタ28は、それぞれ受け取った16(=N)ビットよりなる第1の符号C1と第2の符号C2とのいずれかを選択して第3の符号C3とし、該第3の符号C3を供給するための符号選択手段である。下位詰めシフタ29は、受け取った固定長符号の符号長FCLに基づいて、受け取った第3の符号C3を16-FCL(N-FCL)ビットだけ下位側へシフトして生成した第4の符号C4を供給するための下位詰めシフト手段である。出力制御部13Bは、受け取った可変長符号の符号長VCLに基づいて、受け取った第1の符号をVCLビットだけ上位側へシフトした第2の符号C2を供給し、受け取った固定長符号の符号長FCLを下位詰めシフタ29に供給し、受け取った第4の符号C4よりもなる16(=N)ビットのパラレル出力データDOUTを出力するための出力制御手段である。

【0016】図2の復号化装置の動作について、図3(b)を参照しながら、第1の実施形態と同様の符号列「1101001XX…X」を復号する場合を説明する。シフト指定量Mの初期値をM=0とする。第1の実

施形態と共に動作については、適宜説明を省略する。

【0017】図3(b)に示すシフトの1サイクル目ににおいて、上位詰めシフタ23は、パラレルデータ「1101001XX…X」よりなる第1の符号C1を供給する。出力制御部13Bは、可変長符号の符号長VCLの値「3」に基づき、該受け取った第1の符号C1を3ビットだけ上位側へシフトして、固定長符号「1001」を含むパラレルデータ「1001XX…X」よりなる第2の符号C2を供給する。加算器25は、可変長符号の符号長VCLの値「3」と、可変長符号の符号語VCWである「4」が指定した固定長符号の符号長FCLの値「4」とを加算し、加算値ADである「7」を供給する。符号長セレクタ26は、該加算値ADである「7」を選択してシフタ制御器27に供給する。

【0018】図3(b)に示すシフトの2サイクル目において、シフタ制御器27は、加算値ADに等しいシフト指定量Mである「7」を上位詰めシフタ23に供給する。上位詰めシフタ23は、該シフト指定量Mである「7」に基づいて、パラレルデータ「1101001XX…X」を7ビット上位側へシフトする。このことにより上位詰めシフタ23の出力は「XX…X」となり、次の符号列の受け入れが可能になる。符号セレクタ28は、第1の符号C1と第2の符号C2とのうち第2の符号C2を選択して第3の符号C3とし、上位詰めにした固定長符号「1001」を含むパラレルデータ「1001XX…X」よりなる該第3の符号C3を供給する。

【0019】図3(b)に示すシフトの3サイクル目において、下位詰めシフタ29は、可変長符号の符号語VCWである「4」が指定した固定長符号の符号長FCLの値「4」に基づき、受け取った第3の符号C3を12(=16-4)ビットだけ下位側へシフトして、パラレルデータ「00…01001」よりなる第4の符号C4を供給する。出力制御部13Bは、該第4の符号C4を受け取り、下位詰めにした固定長符号「1001」を含むパラレルデータ「00…01001」よりなる、パラレル出力データDOUTを出力する。一方、上位詰めシフタ23は、第2のレジスタ22を経由して、符号長「n」と符号語「m」とを持つと共に「1101001」に後続する次の可変長符号を含む、パラレルデータ「1101001XX…X」を受け取る。更に上位詰めシフタ23は、シフト指定量Mである「7」に基づき受け取ったデータをシフトし、かつ該シフトしたデータを次のパラレルデータとして供給する。このことにより、上位詰めシフタ23は次の可変長符号を上位詰めにして出力する。以下同様に、可変長符号復号器24は可変長符号を復号し、加算器25は、可変長符号の符号長VCLの値「n」と、可変長符号の符号語VCWが指定した固定長符号の符号長FCLの値「m」とを加算し、加算値ADである「n+m」を供給する。符号長セレクタ2

40

50

6は該加算値ADを選択し、該選択値SELである「n+m」をシフタ制御器27に供給する。

【0020】以上説明したように、第2の実施形態によれば、上位詰めシフタ23及び下位詰めシフタ29が各1回動作するだけで、復号化装置は次の符号列の受け入れが可能な状態になると共に、固定長符号を下位詰めにしたパラレル出力データDOUTを出力する。したがって、復号化装置は従来と同じサイクル数だけで、固定長符号を下位詰めにするサイクルまでを処理できる。

【0021】なお、以上説明した各実施形態において、可変長符号が連続して入力される場合には、符号長セレクタ26は対応する可変長符号の符号長VCLを選択して供給すればよい。また、復号化装置以外の装置を制御するためのマイクロプロセッサの機能の一部を、出力制御部13A又は13Bの機能として使用することもできる。

{0022}

【発明の効果】本発明の第1の復号化装置によれば、1回のシフト動作によって、復号化装置は次の符号列の受け入れが可能な状態になる。このことによって、処理に必要なサイクル数を削減した高速な復号化装置を実現できる。

【0023】また、本発明の第2の復号化装置によれば、2回のシフト動作によって、復号化装置は次の符号列の受け入れが可能な状態になり、かつ固定長符号を下位詰めにしたパラレル出力データを出力する。このことによって、復号化装置は従来と同じシフト回数で固定長符号を下位詰めにするサイクルまでを処理するので、最

終的に処理に必要なサイクル数をより削減した一層高速な復号化装置を実現できる。

#### 【図面の簡単な説明】

【図1】本発明の第1の実施形態に係る復号化装置の構成図である


【図2】本発明の第2の実施形態に係る復号化装置の構成図である。

【図3】(a)及び(b)は、それぞれ図1及び図2の復号化装置による復号過程を説明する図である。


## 10 【符号の説明】

- 1 2 復号部(復号手段)  
 1 3 A, 1 3 B 出力制御部(出力制御手段)  
 2 5 加算器(符号長加算手段)  
 2 6 符号長セレクタ(符号長選択手段)  
 2 8 符号セレクタ(符号選択手段)  
 2 9 下位詰めシフト(下位詰めシフト手段)  
 A D 加算値  
 C 1 第1の符号  
 C 2 第2の符号  
 C 3 第3の符号  
 C 4 第4の符号  
 D I N パラレル入力データ  
 D O U T パラレル出力データ  
 F C L 固定長符号の符号長  
 M シフト指定量  
 S L 選択値  
 V C L 可変長符号の符号長  
 V C W 可変長符号の符号語

【図1】



[圖2]



[図3]

| サブル | 第2のレジス터の内容  | 第1のレジス터の内容 | 上位詰めシフトの出力  | 選択値 | シフト指定量 |
|-----|-------------|------------|-------------|-----|--------|
| 1   | 1101001XX…X | XX……XX     | 1101001XX…X | 7   | 0      |
| 2   | 1101001XX…X | XX……XX     | XX………X      | 0   | 7      |

(a)

| サブル | 第2のレバ'タの内容  | 第1のレバ'タの内容 | 上位詰めシフトの出力  | 下位詰めシフトの出力 | 選択値 | シフト指定量 |
|-----|-------------|------------|-------------|------------|-----|--------|
| 1   | 1101001XX…X | XX……XX     | 1101001XX…X | XX………X     | 7   | 0      |
| 2   | 1101001XX…X | XX……XX     | XX…………X     | 1001XX…X   | 0   | 7      |
| 3   | 1101001XX…X | XX……XX     | 次のパラメータ     | 00…01001   | n+m | 7      |

**n:**次のパラメータの可変長符号の符号長

#### ■:次のパラレルデータの固定長符号の符号長

(b)